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Digital Control Board for Phased Array Antenna Beam Steering in Adaptive
Communication Applications
Mayur Bansal
The application of adaptive communication techniques for mobile communi-
cations has attracted considerable interest in the last decade. One example of
these techniques is spatial filtering through planar antenna array beam forming.
This thesis describes the development of a digital system that adaptively
controls a phased array antenna. The radiating structure of the phased antenna
array is tetrahedral-shaped and contains four antenna elements on each of its
three faces. The overall system comprises of a digital control board with an
external computer interface, an RF control board, and the phased antenna array.
The RF controls the main lobe direction on the phased array antenna. This thesis
describes the design and implementation of the digital control board.
The digital control board‘s primary responsibilities are implementing inter-
faces between the external computer and the RF board, which results in two
operational modes: the MATLAB graphical user interface (GUI) mode and the
adaptive receive mode. The GUI mode allows users to input parameters that
provide interactive control of the phased antenna array by interfacing with an
external computer and the RF control board. The adaptive receive mode im-
plements an algorithm for an adaptive receive station. This algorithm uses a
58-point scanning technique that locates the maximum receive power direction.
Test results show that the digital control board successfully manages the RF
board control voltage with an nominal error of less than 1%, which subsequently
iv
allows for precise control of the antenna‘s active face. Additionally, testing of
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An adaptive communication system was proposed as a contest entry to the 4th
IEEE Antenna Design Challenge, sponsored by the Antenna and Propagation
Society (AP-S). This thesis describes an adaptive communication system, which
was developed as a contest entry. The main challenge of the contest was to
develop an “antenna system with reconfigurable antenna elements that can adapt
to different propagation conditions (e.g. line-of-sight versus non-line-of-sight).”
The IEEE contest rules are shown in Appendix A. The two page proposal for the
design challenge is shown in Appendix B.
A phased adaptive antenna array was proposed for the contest entry. Adap-
tive phased array antennas can change their radiation pattern electronically or
mechanically. In electrically configurable radiation pattern antenna, elements
have a relative phase difference while the antenna elements remain stationary.
Whereas in mechanical reconfigurable radiation patterns, antenna elements are
placed relative to each other but the antenna elements are movable. A tetrahe-
dral structure with four patch antennas on each face of the antenna is developed,
as shown in Figure 2.2. Only one face is active at any given moment. A relative
phase difference in the four patch antenna changes the radiation pattern’s main
lobe direction, which is referred to as beam steering. The main lobe of an antenna
radiation pattern contains the maximum power. Figure 1.1 shows a main lobe
for a radiation pattern.
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Figure 1.1: A Radiation Diagram with Main Lobe
The goal of this thesis is to design and implement a Digital Control System to
control the Electronically-Steered Phased Array Antenna described in [1]. The
controllable fields for the RF front-end system include the active antenna face,
two communication modes (transmit or receive), and control voltages for a phase
shifter that sets the main beam direction. The digital control board components
include:
RF Power Detector
The RF power detector measures the power received from the RF system.
The received power is interpreted by the microcontroller using an ADC,
which is further explained in Chapter 8.
Microcontroller
A microcontroller provides a communication interface between the com-
puter and RF system; see Chapter 7 for additional details. The microcon-




The digital peripherals include a digital-to-analog converter (DAC), a com-
parator, and an analog-to-digital converter (ADC). The ADC is an internal
peripheral of the microcontroller. The DAC output voltages control the
phase shifters (via an SPI bus) to steer the antenna beam. The ADC mea-
sures received power by sampling the RF power detector output voltage.
The comparator checks the receive power level against a reference level set
by the DAC; this level is the previously received maximum power and is
discussed further in Chapter 4. A feedback loop is implemented using an
ADC, DAC and a comparator. The feedback loop improves the time re-
quired to find the receive direction with maximum power. The feedback




An AVR-based microcontroller serves as the system controller. The AVR model
is an 8-bit Reduced Instruction Set Computer (RISC) single-chip microcontroller
developed by Atmel. Figure 2.1 shows the system basic block diagram.
Figure 2.1: System Block Diagram
The adaptive antenna system is a tetrahedron shaped structure (Figure 2.2)
with 2X2 patch arrays on each of the three faces. Only one face is active at a
time. The system is half duplex in that it can both transmit and receive, but not
simultaneously.
4
Figure 2.2: Tetrahedron Antenna Model
Figure 2.3 is the level-1 block diagram for the system. The block diagram
shows the main system blocks and the associated data flow. The yellow blocks
correspond to the RF components on the board. The purple blocks correspond
to the analog system on the board. The pink blocks are the USART support
components.
Figure 2.3: Digital Control Board Block Diagram
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Table 2.1: 16-Pin IDC Pin-out Between Digital Control Board and RF
Board
PIN # Control Line Function
1 GND Ground Connection
2 GND Ground Connection
3 CTRL1 Unused
4 CTRL0 Unused
5 SPDT0 Control line for Single pole double throw
6 PS1 Control Voltage Phase Shifter 1
7 SPDT1 Control line for Single pole double throw
8 PS2 Control Voltage Phase Shifter 2
9 SP3T0 Control line for Single pole triple throw
10 PS3 Control Voltage Phase Shifter 3
11 SP3T1 Control line for Single pole triple throw
12 PS4 Control Voltage Phase Shifter 4
13 GND Ground Connection
14 VCO Control Voltage for the Voltage Control oscillator
15 GND Ground Connection
16 GND Ground Connection
Figure 2.4: IDC connector Pin Positions
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The control board and RF system communicate via a 16-pin insulation dis-
placement connector (IDC). The IDC pinout is defined in Table 2.1 and pin
positions are shown in Figure 2.4. System requirements for the digital control
board include:
1. Graphical User Interface (GUI) Controlled System
A MATLAB-based GUI tests the system’s beam steering. The GUI com-
municates with the digital control board via a Universal Asynchronous Re-
ceiver/Transmitter (USART) using a RS-232 protocol. All antenna system
variables are defined through the GUI; see Chapter 7.
2. Adaptive RX
An adaptive receive station directs the system’s radiation pattern in the
maximum receive power direction. The scan algorithm for finding this
direction is explained in Chapter 8.
2.1 System Requirements
2.1.1 GUI Control
The first project goal is to interface the system with the MATLAB GUI that
defines phase shifter voltages, mode, and face; see Figure 2.5.
7
Figure 2.5: Screen shot of MATLAB GUI
Phase Shifter Voltages
Voltage controlled phase shifters in the RF front-end are used to direct the
radiation pattern’s main beam [1].
Mode
The system has two modes: transmit and receive. Single pole double throw
(SPDT) switches control the modes; see Section 5.2.
Face
The tetrahedral antenna structure has three faces. The active face is con-
trolled using single pole triple throw (SP3T) switches; see Section 5.3.
A USART is used for MATLAB GUI and system communications. The Volt-
age Controlled Oscillator (VCO) output frequency is controlled by an external
potentiometer for fine adjustments. Detailed GUI information is provided in
Chapter 7.
8
2.1.2 Adaptive Receive Mode
The second system goal is to operate as an adaptive receive station, which tracks a
transmitting signal’s location. A scan algorithm determines the maximum power
direction and is described in Chapter 8. Figure 2.6 shows two ‘RX antenna’
placements and how the radiation patterns adapt to the optimum direction. Ad-
ditional information appears in Chapter 8.
Figure 2.6: Adaptive RX, Example System Configuration
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2.2 System Sub-blocks
2.2.1 RF Power Detector
The RF power detector converts the received RF power to a DC voltage. Most RF
power detectors are Schottky diode-based topologies; they exhibit an exponential
relation between input power and output voltage, Vout(V ) ∝ ePin(W ). Another
common implementation is a log-amp based topology, which exhibits a linear
relationship between input power and output voltage, Vout(V ) ∝ Pin(W ). RF
power detector information appears in Chapter 3.
2.2.2 Interrupt Feedback Loop
The block diagram of the Interrupt Feedback Loop is shown in Figure 2.7. The
Interrupt Feedback Loop improves system efficiency by reducing the number of
required ADC samples at every step. The ADC samples only when hardware
interrupts are triggered; i.e.: when a power level that exceeds the previous max-
imum is detected. When an interrupt is triggered, the received power is saved in
memory as the new maximum value. The feedback loop includes a comparator,
the RF power detector and the microcontroller. The microcontroller uses a DAC
to set the comparator’s reference level, which represents the previous maximum
received power. Interrupt feedback loop information is provided in Chapter 4.
10




An RF power detector monitors the RF circuit’s output and develops a DC
voltage proportional to the received power in Watts [2]. Equation 3.1 shows
power in decibels relative to 1mW (dBm), commonly used by RF and wireless
engineers.
P (dBm) = 10logP (mW ) (3.1)
An operational amplifier (op-amp) with a PN junction diode as negative feed-
back is a classical implementation for a log-amp [3]. The logarithmic relationship
between diode voltage and current yields a linear relationship between input
power (dB scale) and output voltage (linear voltage scale). A bipolar junction
transistor (BJT) generates the logarithmic I vs V relation in place of a diode.
Figure 3.1 shows implementation examples for the single stage NPN and PNP
log-amp. Equation 3.2 defines RF power detector output voltage (Vout) as a














(a) Basic NPN log-amp (b) Basic PNP log-amp
Figure 3.1: DC log-amp BJT implementation
Two Linear Technology Corp. (LTC) log-amps were compared to maximize
dynamic range and output voltage slope. Log-amp datasheet characteristics in-
clude:
1. LT 5534
• RF Frequency Range: 50MHz to 3GHz
• Linear Dynamic Range: 60dB
• Supply Voltage: 2.70V to 5.25V
• Low Supply Current: 7mA [4]
2. LT 5538
• RF Frequency Range: 40MHz to 3.8GHz
• Linear Dynamic Range: 75dB
• Supply Voltage: 3.00V to 5.25V
• Low Supply Current: 29mA [5]
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The log-amps were compared to the required dynamic range, 60dB, and
the output slope of the linear Vout(V ) vs input power(dBm) relationship, >
20mV/dB. Comparison results are shown in Section 3.3.
3.1 LT-5534
The LT-5534 is a monolithic RF power detector capable of measuring RF signals
over a dynamic range of -63dBm to 3dBm at 2.5GHz [6]. A Linear Technology
Corp log-amp demo board DC748A enabled LT-5534 characterization, as shown
in Figure 3.2 The demo board’s schematic is shown in Appendix C [7].
Figure 3.2: Demo Board DC748A
The log-amp, LT-5534, output characteristics were compared to datasheet val-
ues. Figure 3.3a shows measured output voltage Vout(V ) vs Input Power (dBm)
at 2.4GHz, Figure 3.3b shows the same plot provided by the datasheet. The
measured output slope is 0.0373V/dB compared to 0.0366V/dB in the datasheet






















Figure 3.3: LT-5534 log-amp Characteristics
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3.2 LT-5538
The LT-5538 is a monolithic RF power detector capable of measuring RF signals
over a dynamic range of -72dBm to 10dBm at 2.7GHz [8]. The demo board
DC1120A, Figure 3.4 schematic can be found in Appendix D [9].
Figure 3.4: Demo Board DC1120A
The LT-5538 log-amp‘s output characteristics are compared to datasheet val-
ues. Figure 3.5a shows the measured output voltage Vout(V ) vs. Input Power
(dBm) at 2.4GHz. Figure 3.5b shows the same plot provided by the datasheet.
The measured output slope is 0.0180V/dB compared to the datasheet value of



















Figure 3.5: LT-5538 Output characteristics
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3.3 Log-Amp Power Detector Analysis
From the previous sub-sections, the LT-5534 and LT-5538 have output slopes
of 37.3mV/dB and 18.0mV/dB, respectively. For an 8-bit ADC with reference
voltage of 5V , a quantum is 19.6mV , as shown in Equation 3.3.
quanta =
5V
28 − 1 = 19.6mV (3.3)
Thus the LT-5534 is the best option, since the dynamic range satisfies the





Microcontrollers are widely used in communication applications. The AT-mega2560
AVR architecture [12], microcontroller is the main system controller for the sys-
tem. Key features include:
• Flash : 256 Kbytes (kB)
• Static Random Access Memory (SRAM): 8 kB
• Maximum Operating Frequency: 16 MHz
• Serial Peripheral Interface (SPI): 5 channels
• Analog-to-Digital Converter: 16 channels, 10-Bit Resolution
• Real Time Clock (RTC)
Flash memory stores the boot loader and firmware. The boot loader is a
program that loads the firmware, or runtime environment, for the processor fol-
lowing self-test completion. SRAM microcontroller memory used for system vari-
able declaration and firmware operation. An algorithm with multiple subroutines
requires an extensive (>128kB) flash memory (see Section 8.1 for algorithm).
Status variables are required for each algorithm branch; thus, greater than 2kB
of SRAM must be available. Many current digital peripherals use a communica-
tion protocol (SPI, CAN, I2C, USART, etc.) for intercommunication. SPI and
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USART are the two communication buses used in this system. ADC converts the
RF peak detector DC output voltage into a digital value. A 2% output accuracy
and resolution greater than eight bits is required to capture a 0.25dBm change
in received power level. Real time clock (RTC) compatibility is preferred for sys-
tems synchronization. Figure I.2 (Appendix I) shows the microcontroller’s block
diagram.
The inner feedback loop (Figure 2.7) consists of an ADC, DAC, and a com-
parator. The DAC sets the reference input to the comparator. The peak detector
output is connected to both the positive input terminal of the comparator and
the microcontroller’s ADC input.
When the peak detector output is greater than the comparator’s reference
voltage, the comparator output changes to logic high, triggering a microcon-
troller interrupt. The microcontroller is notified that a new maximum power
has been received and is sampled by the microcontroller’s ADC. In this case, a
new reference value is set by the DAC, and microcontroller stores the face and
phase counters (see Section 8.1). This loop eliminates redundant power detector
output voltage sampling in each algorithm step. Only voltage levels greater than
the previously received maximum power are sampled. Lock time is defined as the
time required to find the optimal receive direction.
4.1 ADC
The microcontroller’s ADC samples the power detector’s output voltage. Figure




• 13µs - 260µs conversion time
• 0V − VCC ADC input voltage range, VCC = 5V
• Free running or single conversion mode
The ATmega2560 uses a 10-bit successive approximation ADC that can be
configured as either a single-ended or a differential input. A single-ended ADC
is preferable since negative voltages are not sampled. Equation 4.1 defines the
digital output for a single-ended conversion, where VIN is the voltage at the






The 10-bit ADC resolution results in a quanta of (VCC = 5V ):
quanta =
VCC
2n − 1 =
5V
210 − 1 = 4.9mV (4.2)
The ADC is configured in single conversion mode since samples are recorded only
upon interrupt triggers. As specified in Table 4.1, the first conversion requires 25
clock cycles, while subsequent conversions require 13 clock cycles.
21
Table 4.1: ADC Conversion Time









The ADC conversion timing diagram is shown in Figure 4.1. Table 4.2 shows
ADC register definitions and functions. The Application Programming Interface
(API) for the ADC is listed in Appendix E.
Figure 4.1: Analog to Digital Converter Timing Diagram for Single
Conversion Mode
22






Reference Value ADMUX(REFS1:0) b01 AVCC with external ca-
pacitor at AREF pin, 5V
ADC Clock ADCSRA(ADPS2:0) b010 XTAL/4
ADC Trigger ADCSRA(ADATE) b0 ADC auto trigger disable





ADMUX(ADLAR) b1 ADC left adjust result
ADC Interrupt ADCSRA(ADIE) b0 ADC interrupt disables
4.2 Interrupt
An external microcontroller interrupt triggers the Interrupt Service Routine (ISR)
(see Chapter 8). The interrupt configuration for the microcontroller in shown in
Table 4.3.








EIMSK(INT0) b1 Enable INT0
Interrupt trigger
edge
EICRA(ISC10:00) b011 Rising edge triggered
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4.3 DAC
The LTC2565 is an Octal 12-bit rail-to-rail DAC. The DAC block diagram is
shown in Figure I.4 (Appendix I). Key features include:
• 8 individually configurable DAC units
• Synchronous or asynchronous update on each DAC
• Precision 10ppm/◦C Max Deviation from Reference Voltage
• Selectable Internal or External Reference
• Power-On-Reset to Zero-Scale (0V )/Mid-scale (half of reference voltage)
In the internal feedback loop, one DAC output channel is set to the compara-
tor reference input. The other four output channels are used to set the four phase
shifter’s control voltages, which are further described in Section 5.1. The DAC








The comparator has an internal error of 6mV, or 5 quanta. The RF Power
Detector’s output slope is 37.3 mV/dBm, thus the DAC resolution with respect






The DAC uses an SPI bus to communicate with the microcontroller. The LTC2656
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can operate with clock speeds up to 50MHz; however, the DAC operates at a clock
speed of 4MHz. The maximum clock frequency for the SPI is one quarter the
microcontroller’s clock frequency, fosc
4
. The microcontroller’s operating frequency
is 16MHz.
The load sequence timing diagram is shown in Figure 4.2. The data word is
16-bits in length since the DAC is available in both 12 and 16 bits. The system
only uses a 12 bit DAC: thus, the four Least Significant Bits (LSB) are not used.
Figure 4.2: LTC2656 DAC Load Sequence
The DAC has a 24-bit input word, but the ATmega2560 is an 8-bit micro-
controller (Figure 4.2). Each time a load sequence is sent to the DAC, the SPI
Data Register (SPDR) is loaded sequentially three times. Tables 4.4 and 4.5
show the DAC command and address codes, respectively. For DAC and ADC
API, refer to files: SPI API.h, SPI API.c and DAC SPI.h in Appendix E.
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Table 4.4: DAC Command Codes
Command Operation
C3 C2 C1 C0
0 0 0 0 Write to Input Register n
0 0 0 1 Update (Power Up) DAC Register n
0 0 1 0 Write to Input Register n, Update (Power Up) All
0 0 1 1 Write to and Update (Power Up) n
0 1 0 0 Power Down n
0 1 0 1 Power Down Chip (All DACs and Reference)
0 1 1 0 Select Internal Reference (Power-Up Reference)
0 1 1 1 Select External Reference (Power-Down Reference)
1 1 1 1 No Operation
Table 4.5: DAC Address Codes
Address ’n’ Operation
A3 A2 A1 A0
0 0 0 0 DAC A
0 0 0 1 DAC B
0 0 1 0 DAC C
0 0 1 1 DAC D
0 1 0 0 DAC E
0 1 0 1 DAC F
0 1 1 0 DAC G
0 1 1 1 DAC H
1 1 1 1 All DAC’s
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4.4 Comparator
A high-precision comparator enables voltage comparison between two signals with
difference in mV range; the voltages used in the system are ≈ 20mV apart. The
LM339 is a Low Power Low Offset Voltage Quad Comparator. Key features
include:
• Supply voltage 2 to 36 VDC
• Low input biasing current: 25nA
• Low supply current drain (0.8mA) independent of supply voltage
• Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic
systems
• Response time of 1.3µs
The simplified schematic of a single LM339 comparator is shown in Figure
4.3. The open collector comparator output requires a pull-up resistor to the 5V
rail; a 3.3kΩ resistor is used.
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Figure 4.3: LM339 Schematic Diagram
A 0.1µF capacitor is used at the comparator output to remove high frequency
glitching caused when inputs are within 20mV of each other. Although a capacitor
delays the comparator output rise time, it is required to avoid output glitching.
The comparator output triggers the microcontroller interrupt. A context switch
is the process of storing and restoring the state (context) of a process so that
execution can be resumed from the same point at a later time. If an interrupt
triggers multiple times within a single context switch, the microcontroller keeps
track of the trigger counts, and causes the microcontroller to go in multiple nested
context switches. These multiple context switching cause the system to become
unstable. The system unsuitability is due to the unknown and unstable state





This chapter describes the microcontroller control lines for the RF system. A
16-pin IDC interfaces the RF board to the digital board. The connector pinout
(Table 2.1) and control lines are described in the following subsections.
5.1 Phase Shifters
Phase shifters control the four-patch inter-element phase shift to steer the radi-
ation beam. The JSPHS-2484+ (MiniCircuits) is a 50Ω matched, 0◦ to 180◦
voltage-controlled phase shifter operating in the frequency range 2150MHz to
2484MHz. The datasheet provides voltage-to-phase data at 2150MHz, 2300MHz
and 2484MHz. Linear interpolation between 2300MHz and 2484MHz yields
voltage-to-phase data at 2400MHz as shown in Figure 5.1.
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Figure 5.1: JSPHS-2484+ Phase Shifter, Interpolated Data
Individual phase shifters control the relative signal phase with respect to each
path. The DAC was initially intended to set control voltages for the phase shifters
directly. This requires DAC analog output voltages from 0V to 15V. DACs with
15V output capability are limited, thus a 5V rail DAC was chosen. The LTC2656
DAC was selected to set phase shifter control voltages. An op-amp is required to
increase the DAC output voltage range from 0−5V to 0−15V ; thus a gain of +3
is required. Figure 5.2 shows an op-amp in a non-inverting gain configuration.
Equation 5.1 shows the input and output voltage relationship.









For improved system performance a stable rail-to-rail op-amp was used. Each
of the phase shifters require a voltage control line and an op-amp. To reduce
component count, a quad pack op-amp (LT6005) was selected. Key Features of
the LT6005 include:
• Wide supply range 1.6V to 16.0V
• Low supply current, 1 µA
• Low input bias current, 90pA
Figure 5.3: LTSpice Simulation Schematic, LT6005 Non-Inverting Gain
Op-Amp Circuit
Figure 5.3 shows an LT6005 op-amp LTspice simulation. The simulation in
Figure 5.3 assumes ideal resistors and capacitors. To model a practical circuit,
a Monte Carlo Analysis was completed using variable resistor and capacitors
values. Variations in resistor values cause control voltage deviations and phase
offset errors, which will affect the beam direction.
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Analyses with resistor tolerances ranging from 5% to 0.01% were completed.
The 0.01% tolerance had the best performance; the most cost effective option
utilizes 0.5% tolerance resistors. The Monte Carlo analysis schematic and results
are displayed in Figure 5.4. The response is expanded to highlight the area
of maximum error, which occurs when input voltages are close to the 5.0V rail.
Figure 5.5 shows results from 4.95V to 5.00V. The measured output saturation
voltage for the op-amp is 14.97V for a 15.00V rail. The extreme cases are:
• Vout = 14.97V at Vin = 4.95V
• Vin = 5.00V outputs Vout = 14.92V
This Monte Carlo Analysis was iterated 50 times, which constitutes 85% of
the Gaussian distribution at 0.5% tolerance. [10]
(a) Schematic




Figure 5.4: LTSpice Simulation results, LT6005 Op-amp Non-Inverting
Gain Circuit
Figure 5.5: Monte Carlo Analysis for Amplification Circuit, Expanded
View
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5.2 RF Single Pole Double Throw (SPDT) Switch
SPDT switches determine the Antenna and RF system modes: transmit or re-
ceive. Two control lines control the SPDT switch position. The AS179-92LF
is a 20MHz to 3.0GHz GaAs SPDT switch. The AS179-92LF’s pinout and block
diagram is shown are Figure 5.6.
(a) Pinout (b) Block Diagram
Figure 5.6: AS179-92LF, SPDT, Pin-out and Block Diagram
Table 5.1 shows the SPDT truth table. As defined in Figure 5.6b, V1 and V2
are control lines while J1, J2, and J3 are RF lines. J1 is the common line while
J2 and J3 are selectable. Table 5.2 shows the system truth table for the receive
(RX) and transmit (TX) modes. For the transmit (TX) mode, J1 is connected
to J3; for receive (RX) mode, J1 is connected to J2.
Table 5.1: Truth Table for SPDT, VHIGH = 2V to 5V, VLOW = 0V
Insertion Loss = 0.5dB, and Isolation = 22dB
V1 V2 J1 to J2 connection J1 to J3 connection
VHIGH 0 Isolation Insertion Loss
0 VHIGH Insertion Loss Isolation
34




5.3 RF Single Pole Triple Throw (SP3T) Switch
The SP3T switches determine the tetrahedral structure’s active face. The HMC245QS16
is a SP3T RF switch is a GaAs-based monolithic microwave integrated circuit
(MMIC) operating in the frequency range DC to 3.5 GHz. The SP3T switch’s
pinout and functional diagram is shown in Figure 5.7.
Figure 5.7: HMC245QS16 SP3T RF Switch Pin-out and Functional
Diagram
Table 5.3 shows a truth table for the HMC245QS16 SP3T RF switch. Control
lines A and B are compatible with both TTL (Transistor-Transistor Logic) and
CMOS (Complementary Metal-Oxide Semiconductor) logic levels. Voltage ranges
are defined as 0 to 0.8V for LOW and 2.0V to 5.0V for HIGH. The MMIC exhibits
an insertion loss of 0.6dB and isolation of 35dB between RF ports at 2.4GHz.
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Table 5.3: Truth Table for HMC245QS16 and the Active Antenna Face
Control Input Signal Path State
A B RF COM to: Active Face
Low Low RF1 1
High Low RF2 2
Low High RF3 3
High High All Off All Off
5.4 Voltage Control Oscillator (VCO) Control Line
The JTOS-2700V is a linearly tunable voltage controlled oscillator (VCO) for
the frequency range 2050 to 2700 MHz. VCO Frequency Tuning and output




Figure 5.8: JTOS-2700V, VCO, datasheet characteristic
Figure 5.8a shows that a control voltage of 9.18V is required to produce
a 2.4GHz signal, the RF system’s operating frequency. The antenna resonance
frequency has an engineering tolerance of 5% at 2.4GHz [1], which requires a
tunable VCO control line. Figure 5.9 shows the VCO tuning circuit with output
voltages from 7.5V to 10V . Table 5.4 shows output voltages when the tunable
potentiometer is in the range 1Ω to 5kΩ. A 14-turn tunable 5kΩ potentiome-
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ter provides fine adjustment for the VCO output frequency. High tolerance 1%
resistors are used for R1 through R4.
Figure 5.9: VCO tuning Schematic, R5 is the tunable resistor
Table 5.4: VCO Tuning Circuit Result









PRINTED CIRCUIT BOARD DESIGN
CadSoft EAGLE PCB Design Software was used to design the printed circuit
board (PCB) schematic and layout. PCB schematic and layout can be found in
Appendices F and G, respectively.
6.1 Schematic
The schematic was created to add the maximum testability in the PCB. The
following are some of the key testability features added to the PCB design:
• Zero ohm resistors to isolate power supplies and ICs
• Zero ohm resistors to isolate outputs and inputs for testability
• DIP switch and header pins to set SPDT and SP3T control signal manually
and LEDs to show the status
• Test points at most microcontroller input/outputs (I/Os)
• LED Display Driver(LM3914) to show the received power RF power detec-
tor.
• LEDs to check the power statuses
• On broad ISP programmer pinout
39
The ICs used required 5V and 15V power rails. To avoid the need for two
power supplies, a 20V AC to DC wall transformer was used with power regulators.
A barrel connector was used to connect the 20V power supply to the board. ON
Semi’s NCP1117ST50T3G was used to achieve 5V rail and Texas Instrument part
LM3480 was used to achieve 15V rail. Linear Technology LT1761 was used to
set the 2.5V DAC reference voltage.
6.2 Layout
A two-layer PCB was chosen for the layout. A full copper pour on the top and
bottom layers was used as the ground. The advantage of large group plane is
its low inductance and resistance. Routing the signals and power lines in the
group pour helps maintain a good signal value by creating capacitance between
the signal or power and the ground signal. A section of copper pour was cut out
from the full copper pour to act as analog ground. The full ground plane and
analog ground plane were connected via 22nH inductor, which prevents the high
frequency switching ground plane currents from affecting the analog voltages.
The analog plane was used under the DAC and the Amplifier. The layout was
designed so that traces would have a minimal number of vias.
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Figure 6.1: PCB layout
Figure 6.1 shows the layout of the subsequent PCB. All the main components
are marked in the Figure with accompanying text. All connectors were placed so
that they are as close to their mates as possible.
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CHAPTER 7
GRAPHICAL USER INTERFACE (GUI) CONTROL SYSTEM
The MATLAB GUI is designed to test system functionality. The GUI configures
all system variables for beam steering and can be set to transmit or receive mode.
MATLAB uses RS-232, a serial protocol, to communicate between the computer
and control board. A 9-pin D-subminiature (D-sub) connector is used for RS-232
communication; the pinout is shown in Figure 7.1.
Figure 7.1: RS-232, 9-pin D-sub connector pinout
MATLAB has a built-in serial communication library. Data is sent from the
MATLAB GUI to the microcontroller via a one-way data link. The microcon-
troller interprets the RS-232 data and sets the system variables accordingly. The
GUI screen is shown in Figure 7.2.
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Figure 7.2: MATLAB GUI main screen
7.1 GUI Inputs and Features
MATLAB GUI has four user interface fields.
1. Drop down menus: Face, Mode and COM
2. Edit Text: Theta and Phi
3. Push Buttons: Reset, Close, Phase Shifter Data, Send and Update
4. Checkbox: Radiation Pattern, Element Pattern, Array Factor and E and
H Planes
7.1.1 Drop Down Menus
The three drop down menus are Face, Mode and COM port. The Face drop-down
menu has three options: 1, 2, or 3. Figure 7.3 shows the GUI screen-shot with
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user options. The selection controls the adaptive antenna face. The antenna face
is controlled using SP3T switches. The antenna faces 1, 2, and 3 are labeled on
the tetrahedral antenna structure.
Figure 7.3: MATLAB GUI screen with Face drop down menu
The Mode drop down menu has two options; TX (transmit) or RX (receive),
which are controlled by SPDT switches. Figure 7.4 shows the GUI screen-shot
with the Mode drop down menu open.
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Figure 7.4: MATLAB GUI Screen with Mode Drop-Down Menu
RS-232 uses the COM port set by the COM drop down menu. A TRENDnet
TU-S9 (Figure 7.5) USB to RS-232 converter cable connects the PC to the
Control Board. On Microsoft Windows, the Device Manager shows the COM
port that the converter cable is connected to on the computer. As shown by the
red highlighted box in Figure 7.6.
Figure 7.5: TRENDnet TU-S9, USB to RS-232 Converter Cable
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Figure 7.6: Device Manager screen shot with COM port highlighted
Once the COM port is known, the COM drop-down menu sets the COM port
value. The blue highlighted box in Figure 7.7 shows the default range of COM
port values, while the red highlighted box shows the serial connection details.
The BAUD rate (pulses per second) of 57600, eight data bits, and one stop bit
is used.
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Figure 7.7: MATLAB GUI screen with COM drop down menu
7.1.2 Edit Text
Theta (θ) and Phi (φ) are two editable text fields. Figure 7.8 shows theta and
phi in the spherical coordinate system. The limits on θ are 0◦ to 90◦ or 0 to
pi
2
radians because it is impractical to direct radiation below the antenna plane.
The limits on φ are 0 to 360◦ or 0 to 2pi radians.
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Figure 7.8: Antenna Radiation Pattern Coordinate system
θ and φ set the antenna beam direction, or its radiation pattern’s main lobe.
The calculated control angles and phase shifter voltages from the θ and φ fields
are shown in the green highlighted box in Figure 7.9. The antenna radiation
pattern is displayed in the GUI right panel, highlighted with a red box. The blue
highlighted box shows the achievable main beam direction in θ and φ coordinates.
The offset between theoretical and achievable is due to phase shifter limitations
[1].
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Figure 7.9: MATLAB GUI Screen Shot, θ and φ Control Variables
7.1.3 Push Buttons
There are five GUI push buttons: Reset, Close, Phase Shifter Data, Send, and
Update. The Reset button returns the GUI to its default state. The Close
button closes the MATLAB GUI, but maintains all open figures defined in Section
7.1.4. The Phase Shifter Data button shows the Phase Shifter JSPHS-2484+
characteristic data interpolated from the associated datasheet, which is shown in
Figure 7.10.
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Figure 7.10: Phase Shifter JSPHS-2484+ Interpolated Data
The Update button initiates phase shifter control voltage and angle value cal-
culations from theta and phi values. The Update button also refreshes the Value
and Radiation Pattern panel, and creates the plots selected from the Additional
Figures panel. In addition to Update button’s function, theSend Button also
transmits the data packet to the microcontroller. Transmit data packet structure
is described in Section 7.2.
7.1.4 Additional Figure Checkboxes
The four checkboxes that create additional information plots for antenna radia-
tion pattern are Radiation Pattern, Element Pattern, Array Factor and E and
H Planes. Figure 7.11 shows all the additional plots for θ = 30◦ and φ = 45◦.
The E and H planes checkbox creates an addition plot for all previously selected
options in the Additional Figures panel.
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(a) Element Pattern (b) Array Factor (c) Total Pattern
(d) E and H planes, Ele-
ment Pattern
(e) E and H planes, Array
Factor
(f) E and H planes, Total
Pattern
Figure 7.11: Checkbox Selected Images, with θ = 30◦ and φ = 45◦
7.2 Communication Protocol
Figure 7.12 shows a single RS-232 physical frame. The protocol consists of a
start bit, eight data bits, and one stop bit. The start bit is usually HIGH. Data
bits are in order of least significant bit (LSB) to most significant bit (MSB). The
stop bit is usually LOW.
Figure 7.12: RS-232 Frame
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The protocol data packet for communication between the microcontroller and
MATLAB GUI include mode value, face value and four phase shifter control
voltages. Figure 7.13 shows the timing diagram for a data packet. RS-232
data bits are transmitted as an 8-bit American Standard Code for Information
Interchange (ASCII) character. Therefore, conversion is performed from decimal
ASCII characters to 8-bit integer values, conversion chart is shown in Table 7.1.
Figure 7.13: Communication Packet Frame
Table 7.1: Hexadecimal Notation for ASCII Decimal Characters to
8-bit Integers











The flowchart in Figure 7.14 shows microcontroller received data packet pro-
cessing methods. The C code implementing the algorithm is provided in Ap-
pendix E.
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Figure 7.14: Microcontroller, MATLAB GUI Mode Flowchart
7.3 Test and Results
The board was initially tested with the RF system disconnected. Status LEDs
were checked for SPDT and SP3T control lines. Set line or logic high is indicated
by an illuminated LED; clear line or logic low is shown by a dark LED. The
highlighted box in Figure 7.15 shows status LED locations. The phase shifter
control voltages were measured using a digital multimeter. Table 7.2 shows the
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measured control voltages for three test cases:
1. θ = −30◦ φ = 0◦
2. θ = 0◦ φ = 0◦
3. θ = 15◦ φ = 0◦
Radiation patterns were collected for antenna Face-3 in transmit mode. The
radiation pattern plots are shown in Figure 7.16. The offset angle in all the
radiation patterns is explained in [1].
Table 7.2: GUI Test Result




















Figure 7.15: Status LED’s for Mode and Face value
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(a) Radiation Pattern, θ = −30◦ φ = 0◦
(b) Radiation Pattern, θ = 0◦ φ = 0◦
Figure 7.16: GUI Test Measured Radiation Patterns
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(c) Radiation Pattern, θ = 15◦ φ = 0◦




In receive mode, an adaptive antenna performs a scan to determine the maximum
receive power direction. This mode to used to maintain a lock on a receiving signal
from a transmitting antenna.
8.1 Adaptive Receive Algorithm
For the search algorithm, a 58-point scan on each antenna face is performed.
Figure 8.1 shows the location of the points used in the the adaptive receive scan.
The points are scanned using a raster scan technique, which is a line-by-line
rectangular sweep as shown in Figure 8.2. Power is received for each scan point.
If the received power at the current point is greater than the power received at any
previous point, the new maximum is stored. This continues until the scanning is
complete. Following scan completion, the beam is reset to the maximum power
direction. The scan direction is maintained until the receive power level decreases
below -50dBm. This level is chosen because the RF system has a noise floor of
-60dBm.
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Figure 8.1: Adaptive Receive scan plot
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Figure 8.2: Raster Scan Pattern
The flowchart in Figure 8.3 shows the scan algorithm in the adaptive receive
mode. Upon scan completion, if the lock flag is set, the maximum beam direction
is initialized. If the flag was not set in the previous scan, the scan repeats itself.
The lock flag is initially set when the receive power is greater than -50dBm, or
subsequently if the received power is greater than the previously received maxi-
mum power. The interrupt service routine (ISR) flowchart for the microcontroller
is shown in Figure 8.4. Figure 8.4 shows the flowchart for the interrupt service
routine (ISR), which is triggered when the comparator output changes to logic
high.
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Figure 8.3: Adaptive Receive Flowchart
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Figure 8.4: ISR Flowchart
8.2 Testing
The system was tested without the RF board and antenna connected to the
digital control board. A Wiltron (Model 68147A) RF source was used to simulate
the received power. A delay of 100ms was set between scan points to facilitate
observation of the working algorithm. Table 8.1 shows adaptive receive mode
test procedure data. The following test procedure was performed:
1. Apply -60dBm power to the receive port
2. Change the power to -30dBm at a single scan point and then back to
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−60dBm, to set the trigger
3. Observe when Lock LED status turns on
4. Revert back to -30dBm power
5. Reduce the power from -30dbm in 2dB steps and observe lock LED turn
off once -50dBm is reached
Table 8.1: Test Data for Adaptive Receive Mode Test Procedure


















The data in Table 8.1 proves that system operates in the specification, main-
taining lock for power level greater than -50dBm. The complete system test was
not performed due to RF PCB manufacturing problems [1].
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CHAPTER 9
CONCLUSIONS AND FUTURE WORK
The system shows a successful implementation of the digital control board for
beam steering and adaptive communications. The digital control board con-
trols the antenna face and mode as described in [1]. Each sub-block of the dig-
ital controlled board was tested in order to verify that specifications were met.
The MATLAB graphical user interface successfully controlled the digital control
board. An adaptive communication system was implemented to demonstrate
a working example. The system autonomously locked to the maximum receive
power using the 58-point scan, for the power levels above -50dBm.
The RF power detector used a logarithmic amplifier-based design, which pro-
vides a linear relation between input power and output voltage. The RF power
detector has a slope of 37.3mV/dB with a minimum detectable power of −60dBm
and maximum detectable power of 0dBm.
An ATmega2560 is used as the microcontroller for the system. The built-in
ADC was used to measure the receive power. The microcontroller is also used
to communicate with MATLAB, which allows it to set the output voltages for
the phase shifters as well as the control signals that set the antenna face and
the mode. The microcontroller can be configured in MATLAB GUI mode or the
adaptive receive mode.
The system successfully controls the SP3T and SPDT switches, which control
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active antenna face and mode selection, respectively. The system also successfully
sends control voltages to the phase shifter within 0.53% of expected values. The
control board demonstrates a working bench test for an adaptive receive station.
The PCB design shows improved performance with a separate analog and
digital plane and reduces the noise on the analog signal. The digital control
board was designed for in system test and debugging. The digital control board
has features for future expandability.
Future work:
• Re-test the digital control board with a fully operational RF board
• Develop a half duplex adaptive receive and transmit communication system
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APPENDICES
A 2013 IEEE APS Student Design Challenge: Reconfigurable Anten-
nas
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Join  the 4th  IEEE AP‐S Antenna Design Challenge! Build an antenna  system with  reconfigurable antenna 








1.  Design  an  antenna  system  with  reconfigurable  antenna  elements  that  can  adapt  to  different 
propagation conditions in order to achieve the best link performance. The performance can be shown 
in terms of received power or higher level system metric such as symbol error rate. 






























3.  Each  of  the  six  semi‐finalist  teams  must  submit  its  final  design  by  April  26,  2013.  It  must  be 
accompanied by a video demonstration of its working system, and a final report in pdf format using the 










of  the  description,  functionality  of  the  system  as  determined  by  the  video,  educational  value,  and 
quality of written materials.  Three  finalist  teams will be  selected by May  10,  2013 and will  receive 
stipends of up  to $2,500 per  team  to  travel  to and attend  the  IEEE AP‐S Symposium. The  stipend  is 

















IEEE Antenna Design Contest 
By: Steve Brockhoff, Mayur Bansal 
 
Objective 
We plan to build an electrically reconfigurable antenna system 
to demonstrate line-of-sight and non-line-of-sight 
transmission. The physical structures of both transmit and 
receive antenna systems will be a triangular-based pyramidal 
structure. Each face of the structure has three probe-fed 
triangular microstrip patch antennas See Figure 1 for the 
general structure. 
This structure has two levels of precision. The face and patch 
antenna arrangement creates a three dimensional phased array 
in which array elements are phase-controlled to direct a beam to 
three-dimensional sectors. Two elements on one face could be 
activated and one on another to optimize beam-steering to maximize signal reception.  
Transmit and receive antenna systems are completely isolated and are identical, both capable of 
transmitting and receiving. Two-way communication enables transmission beam directing to 
maximize receive antenna reception.  
Preliminary Design 
The 2.4 GHz signal is generated using an Analog Devices integrated synthesizer (CC2500). 
Three 2.4GHz amplifiers amplify signals for transmission and after reception. Three 2.4 GHz 
bandpass filters suppress out-of-band power by at least 10dB. Each bandpass filter will be a 
cascaded combination of Chebyshev low-pass and high-pass filters with cutoff frequencies of 
2.35GHz and 2.45GHz, respectively. Amplifier placement before the filters minimizes noise-
figure. 
The signal is applied to a distribution network, which includes four phase-shifters controlled by 
an Arduino microcontroller, see Fig. 2. The Arduino controls the antenna and active face by 
controlling RF switches in order coarsely scan for the optimal transmit direction. Multiple faces 
can be active at one time. The design utilizes three phase-shifters to control three patch antennas 
on three 
Figure 1: Triangular-based 
pyramidal structure. 
Figure 2: System Block Diagram 
different structure faces. Three of the nine patch antennas will be active at 
any one time. 
To maximize received signal strength, the microcontroller selects 
combinations of faces and active patches to direct the transmit signal. 
Concurrently, the receive antenna scans in a similar fashion in a two-step 
process. First, all phase-shifters are set to zero and the signal is applied to 
different three-element combinations of the TX patch antennas. The 
system then waits for an acknowledgement (ACK) signal from the RX 
antenna. The TX system measures the ACK signal power and saves it in 
the Arduino memory and associates the recorded power level with the 
specific three-element combination. Second, the Arduino recalls each 
three-element combination, then controls the phase-shifters to change the 
beam direction to finely scan for the optimal transmit direction. The TX 
antenna waits for an ACK signal, as before, but will now store the phase-
shift values in memory as well, in order to recall the coarse and fine 
directions for optimal transmission. 
The first scan determines the general direction to establish a link (both the 
TX and RX directions)Then, the phase-shifters are adjusted to finely scan 
in each direction that received an ACK message, starting with the 
strongest sector direction. After all antenna combinations and fine 
scanning is completed, the three-element array and phase-shift values that 
correspond to the maximum signal strength is chosen as the optimum transmission direction. 
 
Component Part Unit Price Qty Cost Notes 
Antenna PCB  $     45.00  6  $     270.00  PCBExpress 
  SMA Connector  $        2.50  9  $        22.50  DigiKey 
Motherboard PCB  $     75.00  2  $     150.00  PCBExpress 
  Microcontroller  $     30.00  2  $        60.00  Arduino 
  Crystal  $        0.35  2  $          0.70  Analog Device 
  Transreciever  $        4.76  2  $          9.52  Texas Instruments 
  Power detector  $     19.42  2  $        38.84  Analog Device 
  RF Amp  $        1.50  20  $        30.00  Analog Device 
  Active Phase Shifter  $        5.35  8  $        42.80  Mini Circuits  
  RF Switch ( SP3T)  $        8.36  42  $     351.12  HMC245QS16  
  RF Switch ( SP2T)  $        0.52  18  $          9.36  AS179 
  R,L,C,D      $        50.00  DigiKey 
  LCD 16X2 character  $     13.95  2  $        27.90  Sparkfun 
  SMA Connector  $        2.00  18  $        36.00  DigiKey 
Accessories SMA male to male cable  $     12.96  18  $     233.28  DigiKey 
  MATLAB Student Version  $   100.00  1  $     100.00    
Total        $  1,432.02    
 
Figure 3: Algorithm 
Flow Chart 
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THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND
SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.
LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A
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HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO
VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL
APPLICATION.  COMPONENT SUBSTITUTION AND PRINTED
CIRUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT
PERFORMANCE OR RELIABILITY.  CONTACT LINEAR
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* File         : Thesis_Spring_STK_600.c 
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you  
* retain this notice you can do whatever you want with  
* this stuff. If we meet some day, and you think this  
* stuff is worth it, you can buy me a beer in return  






# define F_CPU              16000000UL 
 
#define SET               1 
#define CLEAR               0 
 
#define PDOUT              PF0 
#define LOCK                 PA7 
#define SP3TUC0           PC0 
#define SP3TUC1           PC1 
#define SPDTUC0          PC2 
#define SPDTUC1          PC3 
#define TESTDIP0         PC6 
#define TESTDIP1         PC7 
#define CMPOUT          PD0 
#define CTRL0               PD6 
#define CTRL1               PD7 
 
#define TESTMODEMASK                      0xC0 
#define TESDTMODEMATLAB              0x00 
#define TESTMODEADAPTIVERX        0x40 
#define TESTMODEADAPTIVETXRX  0x80 
 
#define MATLABGUI                    0 
#define ADAPTIVERX                  1 
#define ADAPTIVETXRX            2 















/**************Global Variable Declarations*************/ 
 
volatile uint16_t g_ADC_value = 0x00; 
volatile int   g_ADC_math  = 0x0000; 
 
volatile uint8_t  g_collect     = 0; 
volatile uint8_t  g_testmode = 0; 
volatile uint8_t  g_mode      = 0; 
volatile uint8_t  g_face        = 0; 
volatile uint8_t  g_phase      = 0; 
volatile uint8_t  g_lock        = 0; 
 
volatile uint8_t g_facevalue   = 0; 
volatile uint8_t g_phasevalue = 0; 
volatile uint8_t g_modevalue  = 0; 
 
uint16_t g_phs1v = 0; 
uint16_t g_phs2v = 0; 
uint16_t g_phs3v = 0; 
uint16_t g_phs4v = 0; 
 
uint8_t g_phs1_v[] = {0,0,0,0}; 
uint8_t g_phs2_v[] = {0,0,0,0}; 
uint8_t g_phs3_v[] = {0,0,0,0}; 
uint8_t g_phs4_v[] = {0,0,0,0}; 
 
volatile uint16_t g_phs1_v_rx[] =  
   {0xFFF0, 0xFFF0, 0xCBC0, 0xB740, 0xF6C0, 
 0x0000,     0x9990, 0xCBC0, 0x2E10, 0x9680, 
 0xFFF0, 0xED80, 0xD1E0, 0xA8F0, 0x8830, 
 0x51E0, 0x76C0, 0x76C0, 0x72B0, 0x51E0, 
 0x0000, 0x0000,    0x0000,      0xA8F0, 0x8830, 
 0x6040, 0x0000, 0x0000, 0x0000, 0x0000, 
 0x0000, 0x0000, 0x0000, 0x51E0, 0x0000, 
 0xB220, 0x9680, 0x70A0,    0x0000, 0x0000, 
 0x0000, 0x0000, 0xB740, 0x76C0, 0x0000, 
 0x0000, 0x9BA0, 0x9990, 0x76C0, 0x0000, 
 0x0000, 0x0000, 0xFFF0, 0x0000, 0x9BA0, 
 0xFFF0, 0x0000, 0xFFF0, 
 }; 
 
volatile uint16_t g_phs2_v_rx[] =  
   {0x9EB0, 0x9470, 0x0000, 0x0000, 0x9990, 
 0xE970, 0x0000, 0x5A10, 0x2E10, 0x0000, 
 0x9260, 0xB220, 0x9680, 0x70A0, 0x0000, 
 0x0000, 0x0000, 0x0000, 0x51E0, 0x0000, 
 0x0000, 0x0000, 0x0000, 0xA8F0, 0x8830, 
 0x6040, 0x0000, 0x0000, 0x0000, 0x0000, 
 0x0000, 0x0000, 0x0000, 0x72B0, 0x51E0, 
 0xED80, 0xD1E0, 0xA8F0, 0x8830, 0x70A0, 
 0x76C0, 0x76C0, 0xFFF0, 0xD1E0, 0xA8F0, 
 0x9680, 0xFFF0, 0xF6C0, 0xED80, 0xC070, 
 0xB220, 0x9990, 0x000, 0xCFD0, 0xFFF0, 
 0x0000, 0xD4F0, 0x0000 
 }; 
 
volatile uint16_t g_phs3_v_rx[] =  
   {0x9EB0, 0x0000, 0x5A10, 0xFFF0, 0x9990, 
 0x0000, 0xF6C0, 0x0000, 0x2E10, 0xD1E0, 
 0x0000, 0x76C0, 0x76C0, 0x70A0, 0x8830, 
 0xA8F0, 0xD1E0, 0xED80, 0x51E0, 0x72B0, 
 0xD4F0, 0xDA10, 0xE970, 0x0000, 0x0000, 
 0x0000, 0x0000, 0x6040, 0x8830, 0xA8F0, 
 0xC070, 0xCFD0, 0xD4F0, 0x0000, 0x51E0, 
 0x0000, 0x0000, 0x0000, 0x0000, 0x70A0, 
 0x9680, 0xB220, 0x0000, 0x0000, 0x0000, 
 0x76C0, 0xFFF0, 0x0000, 0x0000, 0x0000, 
 0x76C0, 0x9990, 0x9260, 0x0000, 0xFFF0, 
 0x9470, 0x0000, 0x0000 
 }; 
 
volatile uint16_t g_phs4_v_rx[] =  
   {0x0000,         0xFFF0, 0xFFF0, 0x8410, 0x0000, 
 0xE970, 0x9990, 0xFFF0, 0x0000, 0x76C0, 
 0xFFF0, 0x0000, 0x0000, 0x0000, 0x0000, 
 0x70A0, 0x9680, 0xB220, 0x0000, 0x51E0, 
 0xD4F0, 0xDA10, 0xE970, 0x0000,     0x0000,     
 0x0000, 0x0000, 0x6040, 0x8830,     0xA8F0,     
 0xC070, 0xCFD0, 0xD4F0, 0x51E0, 0x72B0,     
 0x76C0, 0x76C0, 0x70A0, 0x8830,     0xA8F0,     
 0xD1E0, 0xED80, 0x8410, 0x9680,     0xA8F0,     
 0xD1E0, 0x0000, 0x9990, 0xB220, 0xC070,     
 0xED80, 0xF6C0, 0xFFF0,    0xCFD0, 0x0000,     






 // Set the different I/O's 
  
 // set Lock as Output 
 DDRA |= (1 << LOCK); 
 // set peak detector output as input to ADC0 
 DDRA &= ~(1 << PDOUT); 
 // set the SPDT as outputs 
 DDRC |= ( 1 << SPDTUC0) | ( 1<< SPDTUC1); 
 // set the SP3T as outputs 
 DDRC |= ( 1 << SP3TUC0) | ( 1<< SP3TUC1); 
 // set the TESTDIP as inputs 
 DDRC &= ~(1 << TESTDIP0) & ~( 1 << TESTDIP1); 
 // set Comparator out as input 
 DDRD &= ~(1 << CMPOUT); 
 // set CTRL line as GPIO for RF board for future use. 
 //DDRD |= (1 << CTRL0 ) | (1 << CTRL1); 
  
 /* test CODE */ 
  
 // Initialize all the Peripherals required 
 






 // Initialize SPI 
 SPI_MasterInit(); 
  
 // Initialize USART 
 USART_init(); 
  
 // disable the Semaphore 
 g_collect = 0; 
  
 // Check to see what test mode the uC should be on 
  
 // MATLAB GUI mode 
 if ( (PINC & TESTMODEMASK) == TESDTMODEMATLAB ) 
 { 
   SPI_MasterTransmit_DAC(set_pwrDACA,0xff,0xff); 
   
  while(1) 
  { 
   // receive the mode 
   g_mode = USART_rx();  
   // receive the face 
   g_face = USART_rx(); 
    
   // receive the phase 1 value 
   g_phs1_v[1] = USART_rx(); 
   g_phs1_v[2] = USART_rx(); 
   g_phs1_v[3] = USART_rx(); 
   g_phs1_v[4] = USART_rx(); 
 
   // receive the phase 2 value 
   g_phs2_v[1] = USART_rx(); 
   g_phs2_v[2] = USART_rx(); 
   g_phs2_v[3] = USART_rx(); 
   g_phs2_v[4] = USART_rx(); 
    
   // receive the phase 3 value 
   g_phs3_v[1] = USART_rx(); 
   g_phs3_v[2] = USART_rx(); 
   g_phs3_v[3] = USART_rx(); 
   g_phs3_v[4] = USART_rx(); 
    
   // receive the phase 4 value 
   g_phs4_v[1] = USART_rx(); 
   g_phs4_v[2] = USART_rx(); 
   g_phs4_v[3] = USART_rx(); 
   g_phs4_v[4] = USART_rx(); 
    
   // convert the recive characters to number value 
   g_mode = char_to_num(g_mode); 
   g_face = char_to_num(g_face); 
    
   // convert the recieve character phase value to voltage 
value 
   g_phs1v = convert_data_voltage(g_phs1_v); 
   g_phs2v = convert_data_voltage(g_phs2_v); 
   g_phs3v = convert_data_voltage(g_phs3_v); 
   g_phs4v = convert_data_voltage(g_phs4_v); 
    
   g_phs1v = (g_phs1v << 4); 
   g_phs2v = (g_phs2v << 4); 
   g_phs3v = (g_phs3v << 4); 
   g_phs4v = (g_phs4v << 4); 
    
   // set the system variables 
   set_face(g_face); 
   set_mode(g_mode); 
   SPI_MasterTransmit_DAC(setDACE,(g_phs1v >> 8), 
g_phs1v); 
   SPI_MasterTransmit_DAC(setDACF,(g_phs2v >> 8), 
g_phs2v); 
   SPI_MasterTransmit_DAC(setDACG,(g_phs3v >> 8), 
g_phs3v); 
  
 SPI_MasterTransmit_DAC(setDACHpwrALL,(g_phs4v >> 8), 
g_phs4v); 
  } 
 } 
  
 // Adaptive RX 
 else if ( (PINC & TESTMODEMASK) == 
TESTMODEADAPTIVERX ) 
 { 
  // set the mode to receive 
  set_mode(RX); 
   
  // clear the semaphore 
  g_collect = CLEAR; 
   
  // set the comparater refrence to -50dBm 
  SPI_MasterTransmit_DAC(set_pwrDACA,(MINPWRLVL 
>> 8), MINPWRLVL); 
   
  // Initialize Interrupts 
  enable_interrupts(); 
  enable_int0_rising_edge(); 
   
  while (1) 
  { 
   // semaphore check 
   if(g_collect == CLEAR) 
   { 
    // clear lock semaphore 
    g_lock = CLEAR; 
    clr_lock(); 
     
    // start the face loop 
    for (g_facevalue = 0; g_facevalue < 
NUMBEROFFACES; g_facevalue++) 
    { 
     set_face(g_facevalue+1); 
      
     // start the phase loop 
     for (g_phasevalue = 0; g_phasevalue < 
NUMBEROFPOINTSRX; g_phasevalue++ ) 
     { 
     
 SPI_MasterTransmit_DAC(setDACE,(g_phs1_v_rx[g_phasevalue
] >> 8), g_phs1_v_rx[g_phasevalue] ); 
     
 SPI_MasterTransmit_DAC(setDACF,(g_phs2_v_rx[g_phasevalue] 
>> 8), g_phs2_v_rx[g_phasevalue] ); 
     
 SPI_MasterTransmit_DAC(setDACG,(g_phs3_v_rx[g_phasevalue
] >> 8), g_phs3_v_rx[g_phasevalue] ); 
     
 SPI_MasterTransmit_DAC(setDACHpwrALL,(g_phs4_v_rx[g_ph
asevalue] >> 8), g_phs4_v_rx[g_phasevalue] ); 
      _delay_ms(DELAYTIME*20); 
     } 
    } 
   } 
    
   if ( g_collect == SET) 
   { 
    // set the lock semaphore 
    g_lock = SET; 
    set_lock(); 
     
    // clear semaphore 
    g_collect = CLEAR;  
     
    // set the face and phase count 
    g_facevalue = g_face; 
    g_phasevalue = g_phase; 
     
    // set the beam direction 
    set_face(g_face+1); 
   
 SPI_MasterTransmit_DAC(setDACE,(g_phs1_v_rx[g_phase] >> 
8), g_phs1_v_rx[g_phase] ); 
   
 SPI_MasterTransmit_DAC(setDACF,(g_phs2_v_rx[g_phase] >> 
8), g_phs2_v_rx[g_phase] ); 
   
 SPI_MasterTransmit_DAC(setDACG,(g_phs3_v_rx[g_phase] >> 
8), g_phs3_v_rx[g_phase] ); 
   
 SPI_MasterTransmit_DAC(setDACHpwrALL,(g_phs4_v_rx[g_ph
ase] >> 8), g_phs4_v_rx[g_phase] ); 
     
    //delay 
    _delay_ms(DELAYTIME*20*5); 
   } 
  } 
 } 
 
 // Future work 
 else if ( (PINC & TESTMODEMASK) == 
TESTMODEADAPTIVETXRX ) 
 { 










* Function: ISR 
* 
* Description: Interrupt service routine for a external 
*      hardware interrupt. This interrupt is 
*      triggered on a rising edge. The trigger 
*      is output of the comparator. 
* 




 // Set the Semaphore 
 g_collect = SET; 
 
 // Save the Important values 
 g_face = g_facevalue;       // The face of Antenna used 
 g_phase = g_phasevalue;     // The Phase index 
  
 if ( g_lock == CLEAR) 
 { 
  start_conversion_ADC(); 
  while(!(ADCSRA & 0x10)); 
  ADCSRA|=(1<<ADIF); 
  g_ADC_value = ADC; 
  SPI_MasterTransmit_DAC(set_pwrDACA,(g_ADC_value 




  SPI_MasterTransmit_DAC(set_pwrDACA, (MINPWRLVL 





* File         : ADC_API.h  
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 










* Function: initialize_ADC_single_conv 
* 





* Function: enable_ADC 
* 





* Function: start_conversion_ADC 
* 





* Function: set_ADC_clock 
* 





* Function: set_ADC_trigger_source 
* 




#endif /* ADC_API_H_ */ 
 
/******************************************************* 
* File         : ADC_API.c  
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 








* Function: initialize_ADC_single_conv 
* 




 // Reference to AREF, Internal VREF turned off 
  ADMUX &= ~(1 << REFS1); 
  ADMUX |= (1 << REFS0); 
  
//  // Left justified on result 
  ADMUX |= (1 << ADLAR); 
   
//  // Single ended input to ADCO located PORTA0 
 ADMUX &= ~(1 << MUX5); 
 ADMUX &= ~(1 << MUX4); 
 ADMUX &= ~(1 << MUX3);  
 ADMUX &= ~(1 << MUX2); 




* Function: enable_ADC 
* 




 // set the ADC enable bit 
 ADCSRA |= (1 << ADEN); 
 //Auto Trigger based in ADCSRB 





* Function: start_conversion_ADC 
* 




 // set the converstion bit of ADC 




* Function: set_ADC_clock 
* 




 // Setting a division factor of 4 
 ADCSRA &= (0 << ADPS2); 
 ADCSRA |= (1 << ADPS1); 




* Function: set_ADC_trigger_source 
* 




 // Free Running mode 
 ADCSRB &= (0 << ADTS2); 
 ADCSRB &= (0 << ADTS1); 




* File         : DAC_API.h  
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 









DAC Command and Address Codes 
 
C3 | C2 | C1 | C0 | 
 0 |  0 |  0 |  0 | Write to Input Register n 
 0 |  0 |  0 |  1 | Update(Power up ) DAC Register n 
 0 |  0 |  1 |  0 | Write to Input Register n, Update ( Power up) All 
 0 |  0 |  1 |  1 | Write to and Update (power up) n 
 0 |  1 |  0 |  0 | Power Down n 
 0 |  1 |  0 |  1 | Power Down Chip ( All DACs and References) 
 0 |  1 |  1 |  0 | Select Internal Reference ( Power-up Reference) 
 0 |  1 |  1 |  1 | Select External Reference ( Power-Down Reference) 
 1 |  1 |  1 |  1 | No Operation 
    
A3 | A2 | A1 | A0 | 
 0 |  0 |  0 |  0 | DAC A 
 0 |  0 |  0 |  1 | DAC B 
 0 |  0 |  1 |  0 | DAC C 
 0 |  0 |  1 |  1 | DAC D 
 0 |  1 |  0 |  0 | DAC E 
 0 |  1 |  0 |  1 | DAC F 
 0 |  1 |  1 |  0 | DAC G 
 0 |  1 |  1 |  1 | DAC H 





24-Bit input Protocol 
 
   C3-C2-C1-C0-A3-A2-A1-A0-D15-D14-D13-D12-D11-D10-D9-D8-
D7-D6-D5-D4-D3-D2-D1-D0 








#define setDACA       0x00 
#define setDACB       0x01 
#define setDACC       0x02 
#define setDACD       0x03 
#define setDACE       0x04 
#define setDACF       0x05 
#define setDACG       0x06 
#define setDACH       0x07 
 
#define pwrDACA       0x10 
#define pwrDACB       0x11 
#define pwrDACC       0x12 
#define pwrDACD       0x13 
#define pwrDACE       0x14 
#define pwrDACF       0x15 
#define pwrDACG       0x16 
#define pwrDACH       0x17 
 
#define pwrALL        0x1F 
#define setREF        0x74 
 
#define setDACApwrALL 0x20 
#define setDACBpwrALL 0x21 
#define setDACCpwrALL 0x22 
#define setDACDpwrALL 0x23 
#define setDACEpwrALL 0x24 
#define setDACFpwrALL 0x25 
#define setDACGpwrALL 0x26 
#define setDACHpwrALL 0x27 
 
#define set_pwrDACA   0x30 
#define set_pwrDACB   0x31 
#define set_pwrDACC   0x32 
#define set_pwrDACD   0x33 
#define set_pwrDACE   0x34 
#define set_pwrDACF   0x35 
#define set_pwrDACG   0x36 





* File         : interrupt_API.h 
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 










* Function: enable_interrupts 
* 
* Description: Enable all interrupts 
*--------------------------------------------------------*/ 
void enable_interrupts (); 
 
/*----------------------------------------------------- 
* Function: enable_int0_rising_edge 
* 
* Description: sets the interrupt on the rising edge 





#endif /* INTERRUPT_API_H_ */ 
 
/******************************************************* 
* File         : interrupt_API.c  
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 












* Function: enable_interrupts 
* 








* Function: enable_int0_rising_edge 
* 
* Description: sets the interrupt on the rising edge  




 //Trigger on rising edge of INT0 
 EICRA |= (1 << ISC00) | (1 << ISC01);  
 //Enable INT0 




* File         : Master_algorithm.h 
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 









#define TX_FC1 0x04 
#define TX_FC2 0x05 
#define TX_FC3 0x06 
#define RX_FC1 0x08 
#define RX_FC2 0x09 
#define RX_FC3 0x0A 
 
#define TX    0x01 
#define RX    0x02  
 
#define FC1    0x01 
#define FC2    0x02 
#define FC3    0x03 
 
#define NUMBEROFMODES    2 
#define NUMBEROFFACES    3 
#define NUMBEROFPOINTSRX 50 
#define DELAYTIME        50 
 







* Function: set_phases 
* 
* Description: Set the control voltage for the phase 
*      shifters. The voltage is set as 1/3 the 
*      value using DACs. 
* 
* param phase1: uint16_t: phase 1 control voltage 
* param phase2: uint16_t: phase 2 control voltage 
* param phase3: uint16_t: phase 3 control voltage 




* Function: set_phases 
* 
* Description: Set the control voltage for the phase 
*      shifters. The voltage is set as 1/3 the 
*      value using DACs. 
* 
* param phase1: uint16_t: phase 1 control voltage 
* param phase2: uint16_t: phase 2 control voltage 
* param phase3: uint16_t: phase 3 control voltage 
* param phase4: uint16_t: phase 4 control voltage 
*--------------------------------------------------------*/ 




* Function: set_face 
* 
* Description: Sets the Single pole triple throw switch 
*      control voltages. PORTC0:1 
* 
* param face: uint8_t: the face value FC1, FC2, or FC3 
*--------------------------------------------------------*/ 
void set_face (uint8_t face); 
/*----------------------------------------------------- 
* Function: set_mode 
* 
* Description: Sets the Single pole double throw switch 
*      control voltages. PORTC2:3 
* 
* param face: uint8_t: the face value FTX, or RX 
*--------------------------------------------------------*/ 
void set_mode (uint8_t mode); 
 
/*----------------------------------------------------- 
* Function: set_lock 
* 
* Description: Turn on the lock LED when adaptive mode is 





* Function: clr_lock 
* 
* Description: Turn off the lock LED when adaptive mode is 





* Function: char_to_num 
* 
* Description: convert a ASCII decimal character to a 
*      integer number in uint8_t 
* 
* param character: uint8_t: ASCII character 
* 
* return uint8_t: the actual decimal value number 
*--------------------------------------------------------*/ 
uint8_t char_to_num (uint8_t character); 
 
/*----------------------------------------------------- 
* Function: convert_data_voltage 
* 
* Description: converts a 4 character decimal value to 
*      interger value in uint16_t 
* 
* param v[]: uint8_t: array of ASCII character 
* 
* return uint16_t: the actual decimal voltage value 
*--------------------------------------------------------*/ 
uint16_t convert_data_voltage(uint8_t v[]); 
 
#endif /* MASTER_ALGORITHM_H_ */ 
 
/******************************************************* 
* File         : Master_algorithm.c 
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 

















* Function: set_phases 
* 
* Description: Set the control voltage for the phase 
*      shifters. The voltage is set as 1/3 the 
*      value using DACs. 
* 
* param phase1: uint16_t: phase 1 control voltage 
* param phase2: uint16_t: phase 2 control voltage 
* param phase3: uint16_t: phase 3 control voltage 
* param phase4: uint16_t: phase 4 control voltage 
*--------------------------------------------------------*/ 
void set_phases(uint16_t phase1, uint16_t phase2, uint16_t phase3, 
uint16_t phase4) 
{ 
 SPI_MasterTransmit_DAC(setDACE,(phase1 >> 8), phase1); 
 SPI_MasterTransmit_DAC(setDACF,(phase2 >> 8), phase2); 
 SPI_MasterTransmit_DAC(setDACG,(phase3 >> 8), phase3); 





* Function: set_face 
* 
* Description: Sets the Single pole triple throw switch 
*      control voltages. PORTC0:1 
* 
* param face: uint8_t: the face value FC1, FC2, or FC3 
*--------------------------------------------------------*/ 
void set_face (uint8_t face) 
{ 
 if( face == FC1) 
 { 
  PORTC &= ~(1 << PC0); 
  PORTC &= ~(1 << PC1); 
 } 
 else if (face == FC2) 
 { 
  PORTC &= ~(1 << PC1); 
  PORTC |= (1 << PC0); 
 } 
 else if (face == FC3) 
 { 
  PORTC &= ~(1 << PC0); 
  PORTC |= (1 << PC1); 
 } 
 // error mode 
 else 
 { 
  PORTC |= (1 << PC0); 
  PORTC |= (1 << PC1); 





* Function: set_mode 
* 
* Description: Sets the Single pole double throw switch 
*      control voltages. PORTC2:3 
* 
* param face: uint8_t: the face value FTX, or RX 
*--------------------------------------------------------*/ 
void set_mode (uint8_t mode) 
{ 
 if( mode == TX) 
 { 
  PORTC &= ~(1 << PC2); 
  PORTC |= (1 << PC3); 
 } 
 else if (mode == RX) 
 { 
  PORTC &= ~(1 << PC3); 
  PORTC |= (1 << PC2); 
 } 
 //error mode 
 else 
 { 
  PORTC |= (1 << PC2); 





* Function: set_lock 
* 
* Description: Turn on the lock LED when adaptive mode is 








* Function: clr_lock 
* 
* Description: Turn off the lock LED when adaptive mode is 








* Function: char_to_num 
* 
* Description: convert a ASCII decimal character to a  
*      integer number in uint8_t 
* 
* param character: uint8_t: ASCII character 
* 
* return uint8_t: the actual decimal value number 
*--------------------------------------------------------*/ 
uint8_t char_to_num (uint8_t character) 
{ 
 uint8_t value = 0; 
  
 if(character == 0x20) // Decimal 0 
  return value; 
 else if (character == 0x31) // Decimal 1 
  return value = 0x01; 
 else if (character == 0x32) // Decimal 2 
  return value = 0x02; 
 else if (character == 0x33) // Decimal 3 
  return value = 0x03; 
 else if (character == 0x34) // Decimal 4 
  return value = 0x04;  
 else if (character == 0x35) // Decimal 5 
  return value = 0x05; 
 else if (character == 0x36) // Decimal 6 
  return value = 0x06; 
 else if (character == 0x37) // Decimal 7 
  return value = 0x07; 
 else if (character == 0x38) // Decimal 8 
  return value = 0x08; 
 else if (character == 0x39) // Decimal 9 
  return value = 0x09;    
 else 




* Function: convert_data_voltage 
* 
* Description: converts a 4 character decimal value to  
*      interger value in uint16_t 
* 
* param v[]: uint8_t: array of ASCII character 
* 
* return uint16_t: the actual decimal voltage value 
*--------------------------------------------------------*/ 
uint16_t convert_data_voltage(uint8_t v[]) 
{ 
 // 4 temp var 
 uint8_t t_1, t_2, t_3, t_4;  
  
 t_1 = char_to_num(v[1]); 
 t_2 = char_to_num(v[2]); 
 t_3 = char_to_num(v[3]); 
 t_4 = char_to_num(v[4]); 
  
 uint16_t value = 0; 
  
 // convert to voltage value 
 value = (t_1*1000)+(t_2*100)+(t_3*10)+t_4; 
  




* File         : SPI_API.h 
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 







// PB0 -- ~SS 
// PB1 -- SCK 
// PB2 -- MOSI 









* Function: SPI_MasterInit 
* 
* Description: Initialize the SPI in the master mode. 





* Function: SPI_MasterTransmit_DAC 
* 
* Description: Send the voltage set command to DAC. 
*      send the packet in the protocol stated 
*      DAC_API.h 
* 
* param cDataH: char: upper 8bits 
* param cDataM: char: middle 8bits 
* param cDataL: char: lower 8bits 
* 
* return: uint8_t 
*--------------------------------------------------------*/ 
void SPI_MasterTransmit_DAC(char cDataH, char cDataM, char 
cDataL); 
 
#endif /* SPI_API_H_ */ 
 
/******************************************************* 
* File         : SPI_API.c  
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 










// PB0 -- ~SS 
// PB1 -- SCK 
// PB2 -- MOSI 
// PB3 -- MISO 
 
/*----------------------------------------------------- 
* Function: SPI_MasterInit 
* 
* Description: Initialize the SPI in the master mode.  




 /* Set ~SS, MOSI and SCK output, all others input */ 
 DDRB = (1<<DDB0)|(1<<DDB1)|(1<<DDB2); 
 /* Enable SPI, Master, set clock rate fck/4 */ 
 SPCR = (1<<SPE)|(1<<MSTR); 
 // MSB first 
} 
/*----------------------------------------------------- 
* Function: SPI_MasterTransmit_DAC 
* 
* Description: Send the voltage set command to DAC. 
*      send the packet in the protocol stated 
*      DAC_API.h 
* 
* param cDataH: char: upper 8bits 
* param cDataM: char: middle 8bits 
* param cDataL: char: lower 8bits 
* 
* return: uint8_t 
*--------------------------------------------------------*/ 
void SPI_MasterTransmit_DAC(char cDataH, char cDataM, char 
cDataL) 
{ 
 PORTB &= (0 << PB0); 
  
 /* Start transmission */ 
 SPDR = cDataH; 
 /* Wait for transmission complete */ 
 while(!(SPSR & (1<<SPIF))) 
 ; 
 SPDR = cDataM; 
 /* Wait for transmission complete */ 
 while(!(SPSR & (1<<SPIF))) 
 ; 
 SPDR = cDataL; 
 /* Wait for transmission complete */ 
 while(!(SPSR & (1<<SPIF))) 
 ; 
 PORTB |= (1 << PB0); 
  





* File         : USART_API.h 
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 










#define F_CPU  16000000UL 
#define BAUD   57600 





* Function: USART_init 
* 
* Description: Initializer the USART 
*      BAUD 57600 
*      Data bits: 8 
*      Stop bits: 1 
*--------------------------------------------------------*/ 
void USART_init( void); 
 
/*----------------------------------------------------- 
* Function: USART_tx 
* 
* Description: send the data on the transmit line 
* 
* param data: uint8_t: data to be sent 
*--------------------------------------------------------*/ 
void USART_tx( uint8_t data); 
 
/*----------------------------------------------------- 
* Function: USART_rx 
* 
* Description: receive the data on the receive line 
* 
* return uint8_t: data to be sent 
*--------------------------------------------------------*/ 
uint16_t USART_rx( void); 
 
#endif /* USART_API_H_ */ 
 
/******************************************************* 
* File         : USART_API.c  
* 
* Description  : brief description of file purpose 
* 
* Author       : Mayur Bansal (mb) 
* 
* Revisions    : 1.00  6/27/2013 (mb) First release 
* 
* "THE BEER-WARE LICENSE" (Revision 42): 
* <mbansal@calpoly.edu> wrote this file. As long as you 
* retain this notice you can do whatever you want with 
* this stuff. If we meet some day, and you think this 
* stuff is worth it, you can buy me a beer in return 










* Function: USART_init 
* 
* Description: Initializer the USART 
*      BAUD 57600 
*      Data bits: 8 
*      Stop bits: 1 
*--------------------------------------------------------*/ 
void USART_init( void) 
{ 
 /* Set baud rate */ 
 UBRR0H = (unsigned char)((unsigned int)(MYUBRR)>>8); 
 UBRR0L = (unsigned char)(unsigned int)(MYUBRR); 
  
 /* Enable receiver and transmitter */ 
 UCSR0B = (1<<RXEN0)|(1<<TXEN0); 
  
 /* Set frame format: 8data, 1stop bit, parity Disable, Asynchronous 
Mode */ 
 UCSR0C = (3<<UCSZ00); 
  




* Function: USART_tx 
* 
* Description: send the data on the transmit line 
* 
* param data: uint8_t: data to be sent 
*--------------------------------------------------------*/ 
void USART_tx(uint8_t data) 
{ 
 /* Wait for empty transmit buffer */ 
 while ( !( UCSR0A & (1<<UDRE0)) ) 
 ; 
 /* Put data into buffer, sends the data */ 




* Function: USART_rx 
* 
* Description: receive the data on the receive line 
* 
* return uint8_t: data to be sent 
*--------------------------------------------------------*/ 
uint16_t USART_rx( void) 
{ 
 /* Wait for data to be received */ 
 while ( !(UCSR0A & (1<<RXC0)) ) 
 ; 
 /* Get and return received data from buffer */ 
























































































































































































































































































































































































































































































































































































































































































































2.5V DAC Reference5V System











































































































































































































































































































































































































































H Bill Of Materials
The complete electrical bill of materials (BOM) is presented below for the Digital
Control Board.
98
Part Manufacturer Distributor Model Number Unit Price ($) Qty/Board Total
Crystal ECS Inc Digikey ECS-160-20-5PXDU-TR $1.46 1 $1.46
Microcontroller (ATmega2560) Atmel Digikey ATMEGA2560-16AU $18.19 1 $18.19
LT1761(2.5V) Linear Technology Digikey LT1761IS5-2.5#TRMPBF $2.62 1 $2.62
NCP1117ST50T3G ON Semi Digikey NCP1117ST50T3G $0.49 1 $0.49
LM3480(+15V) Texas Instuments Digikey LM3480IM3-15/NOPB $0.97 1 $0.97
LTC2656 Linear Technology http://www.linear.com LTC2656IFE-L12#PBF $14.37 1 $14.37
LT5534 Linear Technology http://www.linear.com LT5534ESC6#TRMPBF $6.50 1 $6.50
LT6005 Linear Technology http://www.linear.com LT6005CGN#PBF $2.06 1 $2.06
LM339 Texas Instuments Digikey LM339ADR $0.41 1 $0.41
LM3914 Texas Instuments Digikey LM3914VX/NOPB $3.66 1 $3.66
MAX232 Texas Instuments Digikey MAX232ECPW $1.34 1 $1.34
16 Pin Conn (16 POS) FCI Digikey 67996-216HLF $4.90 2 $9.80
AVR-ISP-header (6POS) FCI Digikey 67996-206HLF $0.29 6 $1.74
SPI Jumpers (2POS) FCI Digikey 67996-104HLF $0.27 1 $0.27
DB-9 TE Connectivity Digikey 1734351-1 $1.18 1 $1.18
DIP- 2 POS CTS Electrocomponents Digikey 219-2LPST $0.60 3 $1.80
Jumper TE Connectivity Digikey 2-382811-1 $0.09 4 $0.36
SMA TE Connectivity Digikey 2081233-1 $1.65 1 $1.65
16 PIN IDC Cable TE Connectivity Digikey A3DDH-1606G $7.19 1 $7.19
PWR70Q2S C & K Components Digikey PWR70Q2S $3.89 1 $3.89
LED Green OSRAM Opto Semiconductors Inc Digikey LG Q971-KN-1 $0.07 16 $1.09
LED Red OSRAM Opto Semiconductors Inc Digikey LS Q976-NR-1 $0.09 8 $0.72
LED Yellow OSRAM Opto Semiconductors Inc Digikey LY Q976-P1S2-36 $0.09 3 $0.27
0 Ohm Yageo Digikey RC0402JR-070RL $0.01 20 $0.24
49.9 ohm Rohm Semiconductor Digikey MCR01MRTF49R9 $0.10 1 $0.10
7.5k Panasonic Electronic Components Digikey ERJ-2GEJ752X $0.10 2 $0.20
3.3k Panasonic Electronic Components Digikey ERJ-2GEJ332X $0.10 4 $0.40
470 ohm Stackpole Electronics Inc Digikey RMCF0402JT470R $0.02 10 $0.17
20k ( 0.5%) Vishay Dale Digikey CRCW040220K0DHEDP $0.28 4 $1.10
10k (0.5%) Vishay Dale Digikey CRCW040210K0DHEDP $0.28 4 $1.10
10K Panasonic Electronic Components Digikey ERJ-2RKF1002X $0.10 11 $1.10
5K POT Bourns Inc. Digikey 3224W-1-502E $3.64 1 $3.64
CER 0.1uF Kemet Digikey C0402C104K8PACTU $0.10 9 $0.90
CER 20pF Yageo Digikey CC0402JRNPO9BN200 $0.10 2 $0.20
CER 100pF 16V Kemet Digikey C0402C101K4GACTU $0.10 4 $0.40
CER 1uF 16V TDK Corporation Digikey C1005X5R1C105K050BC $0.12 7 $0.84
TANT 0.1uF 35V Kemet Digikey T491A104M035AT $0.38 2 $0.76
TANT 1uF 16V Kemet Digikey T491A105K016AT $0.34 1 $0.34
TANT 10uF 20V Kemet Digikey T494A106M020AT $1.02 3 $3.06
Fuse TE Connectivity Digikey 0603SFF050F/32-2 $0.35 1 $0.35
RFC TDK Corporation Digikey MLK1005S22NJ $0.10 2 $0.20
Diode Micro Commercial Co Digikey 1N4148X-TP $0.20 1 $0.20
20V CUI Inc Digikey ETSA200200UDC-P5P-SZ $24.23 $0.00




Figure I.1: Schottky Diode Chip Model
100
Figure I.2: ATmega2560 Block Diagram
101
Figure I.3: Analog to Digital Converter Block Schematic
102
Figure I.4: LTC2656 Block Diagram
103
